This demand means that the PA designer at RF frequencies has to keep PAs performing exceptionally well especially in terms of bandwidth and efficiency. Wide bandwidth is required to support the various applications, services and capabilities from new mobile equipment. Obviously mobile equipment is battery powered and this makes power efficiency a very crucial consideration in RFPA design.
The power amplifier has a power output that necessarily far outweighs the input power driving the amplifier. Strictly speaking however, there is no such thing as power amplification and a more accurate description would be that a 'PA' is really an AC controlled DC to AC power converter.
PAs differ from small signal amplifiers by way of quality and quantity of signal emphasized by the designer. Small signal amplifier designers are concerned with low noise and low distortion amplification i.e. linear amplification. In short, small signal amplifier designers are obsessed with linearity. PA designers on the other hand seek to maximize power output as efficiently as possible even at the expense of linearity. The load line matching concept at the output is therefore preferred to conjugate matching. Aptly then, PA designers are obsessed with power efficiency. Recent works on PA design can be found in [1] [2] [3] [4] [5] [6] [7] [8] .
DESIGN METHODOLOGY

Active device
The ATF-52189 GaAs transistor was selected as the active device in the amplifier design. From the manufacturer AVAGO technologies, the datasheet was obtained from which some of the important absolute maximum ratings were extracted and are illustrated in Figure 1 . All parameters in Figure 1 were adopted from AVAGO technologies [9] (the new name of AVAGO technologies is Broadcom Corporation). 
DCIV characteristics and waveform prediction from a class B load-line
The schematic for obtaining the DCIV characteristics is illustrated in Figure 5 . From the DCIV characteristics, a class B load-line was constructed from which the voltage swing and current swing were obtained. Based on these swings, class-J waveforms were predicted and plotted. The requisite fundamental and second harmonic impedances were obtained by Fourier techniques. These were the target impedances to be presented to the intrinsic drain of the device. Figure 3 -5 illustrates the data display. 
Parasitic tune
The impedances obtained from the load line are required at the device intrinsic node, therefore, we expect different load terminations at the extrinsic (package) node. For this reason, a parasitic tune was carried out as shown in Figure 6 . Here, an equation based ideal load was presented at the output and a low power source was connected to the input of the biased device. Using harmonic balance simulation, we swept the ideal load over reasonable impedance values. The resultant intrinsic impedance was calculated from voltage and current measured at the intrinsic node.
By data display methods, the appropriate external loads for the target internal fundamental, second and third harmonic impedances were found.
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To improve the tune, the input was conjugate matched to a 50 ohm source and the input power was adjusted so that the drain current swung over the whole dc load-line. The circuit schematic in Figure 10 was used to determine the input impedance so that a conjugate matching network can be designed between the device and the driver 
Output network optimization
The external load obtained in the parasitic tune was approximated by the distributed element network illustrated in Figure 11 . By defining the desired harmonic characteristics of the network as goals, the ADS optimization engine was used to fine tune each element within realizable ranges so as to closely match the desired impedances. Figure 12 captures the optimization cockpit as it runs through 40 000 iterations. 
Complete design simulation
The complete schematic design shown in Figure 13 was simulated in order to compare its performance and waveforms with the load line prediction.
Layout design
The schematic design was converted into an FR4 substrate based layout design in readiness for fabrication. It was assumed that since the design was a simple single layer layout, EM simulation was not necessary. Figure 14 illustrates the layout design.
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SIMULATION RESULTS
The simulation results are shown in Figure 15 
CONCLUSION
The simulated 2.4 GHz PA closely achieved the predicted class-J waveforms, power output and efficiency performance. The slight discrepancy observed was attributed to the device parasitic other than the output capacitance which was absorbed in the design. The output power designed for, 20dBm, was slightly surpassed to yield a 21dBm output. The simulation results show that the PA exhibited a drain efficiency of 69% and a power output of 21dBm with low distortion.
